Abstract: This paper presents the design of ternary adder schematics with graphene nanoribbon field effect transistor (GNRFET). The adder circuits are developed by using the basic, universal and ...
Objective: This study aims to examine seven distinct design methods for creating Full Adder circuits, from simple gate-level designs to more complex transistor-level and mirror adder architectures.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback