Abstract: This paper reviews several low-power full-adder designs aiming to reduce power consumption and chip area. Logical gates using fewer transistors are significant to low-power chips. In this ...
Abstract: This paper proposes a novel approximate adder that exploits an error-reduced carry prediction and constant truncation with error reduction schemes. The ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback